

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/529,615	03/30/2005	Marc Fahlenkamp	1890-0215	1615
50255 7590 09/27/2007 MAGINOT, MOOR & BECK			EXAMINER	
111 MONUME	ENT CIRCLE, SUITE 3	3000	HANSEN, STUART ALAN	
BANK ONE CENTER/TOWER INDIANAPOLIS, IN 46204			ART UNIT	PAPER NUMBER
	•		2838 .	
		•	MAIL DATE	DELIVERY MODE
			09/27/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		$\sigma_{\mathcal{U}}$
-	Application No.	Applicant(s)
	10/529,615	FAHLENKAMP ET AL.
Office Action Summary	Examiner	Art Unit
	Stuart Hansen	2838
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the c	orrespondence address
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DATE of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period value of the reply will, by statute any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tin will apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).
Status		
Responsive to communication(s) filed on <u>06 Jules</u> This action is FINAL . 2b) ☐ This Since this application is in condition for allower closed in accordance with the practice under E	action is non-final. nce except for formal matters, pro	
Disposition of Claims		
 4) Claim(s) 1-34 is/are pending in the application. 4a) Of the above claim(s) is/are withdray 5) Claim(s) 34 is/are allowed. 6) Claim(s) 1-20 and 22-33 is/are rejected. 7) Claim(s) 21 is/are objected to. 8) Claim(s) are subject to restriction and/o 	wn from consideration.	
Application Papers		•
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) access Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Examine 10.	epted or b) objected to by the idea of the idea of the idea of the drawing(s) be held in abeyance. See the drawing(s) is obtained if the drawing(s) is obtained of the drawing(s) is obtained or the drawing(s).	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Applicati rity documents have been receive u (PCT Rule 17.2(a)).	on No ed in this National Stage
Attachment(s)		
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 3/12/2007. 	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:	ate

DETAILED ACTION

1. This Office Action is in response to the Amendment filed July 6th, 2007 pertaining to Application (10/529,615) filed 3/30/2005.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 22-25 and 33 rejected under 35 U.S.C. 102(e) as being unpatentable by Koike (US 6,519,165 B2, filed 11/29/2001, dated 2/11/2003).

Koike teaches the device according to claim 22: A switch mode power supply (Fig 1) comprising: a transformer (Fig 1 [2]), a transistor (Fig 1 [3]) coupled to control the current through a primary (Fig 1 [14]) of the transformer (Fig 1 [2]), a control unit (Fig 1 [7]) configured to control switching of the transistor (Fig 1 [3]) to generate current pulses in the transformer (Fig 1 [2]), a memory device (Fig 1 [11]) for storing date indicating whether the switching mode power supply is operating in a burst mode (Fig 5 [D]; Column 8 lines 65 - 67 and column 9 lines 1 - 26; Koike teaches a series of pulses or bursts between times t_3 to t_9 and t_{10} to t_{13} .), and a current limitation circuit (Fig 1 [12])

arranged to receive a first signal (Fig 1 [30]) indicative of the current through the primary of the transformer and to limit the current pulses if the first signal indicates that the current is above a burst mode threshold value (Fig 1 [42]) and the memory device (Fig 1 [11]) indicates that the switching mode power supply is operating in the burst mode (column 7, lines 43-57).

Claim 23 is further taught by Koike: the control unit (Fig 1 [7]) is a single integrated circuit logic device (column 10, lines 14-18)

According to Koike, the device according to claim 24 is also taught: the threshold value is on a value received at a pin input of the logic device (column 10, lines 14-18).

Regarding claim 25, Koike further teaches: the threshold value has a value determined by an internal reference voltage (Fig 1 [42]) of the integrated circuit (column 10, lines 14-18).

Koike also teaches claim 33: A method of operating a power supply having a transformer (Fig 1 [2]), a transistor (Fig 1 [3]) controlling the current through a primary of the transformer, and a control unit (Fig 1 [7]) for controlling the switching of the transistor to generate current pulses in the transformer, the method comprising: a) receiving a signal (Fig 1 [30]) indicative of the current through the primary of the transformer, and b) limiting the current pulses if the signal indicates that the current is above a threshold value (Fig 1 [42]) and if the power supply is operating in a burst mode (Fig 5 [D]; Column 8 lines 65 - 67 and column 9 lines 1 - 26; Koike teaches a series of pulses or bursts between times t_3 to t_9 and t_{10} to t_{13} .) of a plurality of power supply modes (column 6, lines 33-49; column 7, lines 43-57).

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 14-16 and 26-29 are rejected under 35 U.S.C. 103(a) as obvious over Kitano (US 6,563,720 B2, filed 3/19/2002, dated 5/13/2003).

According to claim 14, Kitano teaches: A switching mode power supply (Fig 8 [1]) comprising: a transformer (Fig 8 [n]), a transistor (Fig 8 [q]) operably coupled to switch current through a primary (Fig 8 [n1]) of the transformer (Fig 8 [n]), and a control unit (Fig 8 [6, 9, 10, 11, 12, 13]) comprising a first comparator (Fig 8 [12]) and a second comparator (Fig 8 [13]) configured to control the switching of the transistor (Fig 8 [q]) to generate current pulses through the transformer (Fig 8 [n]), the control unit further configured to receive a signal related to power drawn by a load from a secondary side of the transformer (Fig 8 [7]; The output voltage at node 7 is indicative of and definitely related to the power drawn by a load because as the load current increases, especially dramatically when going from a sleep to an active state, the voltage will decrease dramatically demanding higher power transfer of the SMPS; when the current decreases, especially dramatically when going from an active state to a sleep state, the voltage will rise before power transfer of the SMPS has had time to adjust its energy

transfer rate, and therefore the output voltage is a signal related to power drawn by a load.) and the first comparator configured to compare the signal with a first threshold level, the control unit configured to enable switching of the transistor (Fig 8 [q]) in the case that a characteristic of the signal is outside the range in a first direction, and disabling switching of the transistor in the case that the characteristic of the signal is outside the range in a second direction (Column 2, lines 13-44).

Kitano lacks anticipation, however, by not teaching: the second comparator configured to compare the signal with a second threshold level, two threshold levels defining a range

The invention as claimed would have been obvious to one of ordinary skill in the art at the time the invention was made to use a second threshold level for the second comparator to compare the signal related to power drawn by a load, with these two threshold levels defining a range, but Kitano uses another obvious approach by using the same threshold level for both comparators while splitting the signal received related to power drawn by a load into two different levels defining a range via the double voltage divider consisting of resistors, r4, r5 and r6 of figure 8. This adaptation would have been obvious because it eliminates the necessity to produce two threshold levels reducing components by only requiring one threshold level, the reference voltage source and instead uses simple reliable resistors to define a range.

Regarding claim 15, Kitano teaches: the control unit (Fig 8 [6, 9, 10, 11, 12, 13]) is further configured to enable switching when the characteristic of the signal is above a

Application/Control Number: 10/529,615

Art Unit: 2838

first threshold value, and disable switching of the transistor (Fig 8 [q]) in the case that the characteristic of the signal is below a second lower value (column 2, lines 24-44).

Kitano lacks anticipation, however, by not teaching: the characteristic of the signal is inversely related to power drawn by a load coupled to the secondary side.

It would have been obvious to one of ordinary skill in the art at the time of the invention to make: the characteristic of the signal is inversely related to power drawn by a load coupled to the secondary; simply by reversing the terminals of the comparators [12 & 13] for the purpose of easily controlling some input value of the controller in an opposite direction of the output voltage, i.e. output voltage decreases so duty cycle should increase.

According to claim 16, Kitano teaches: the characteristic of the signal is directly related to the power drawn by a load coupled to the secondary side, and wherein the control unit is further configured to enable switching when the characteristic of the signal is above a first threshold value, and disable switching of the transistor (Fig 8 [q]) in the case that the characteristic of the signal is below a second lower threshold value (column 2, lines 24-44).

Regarding claim 26, Kitano teaches: A method of operating a power supply, the power supply having a transformer (Fig 8 [n]), a transistor (Fig 8 [q]) controlling the current through the primary of the transformer (Fig 8 [n]), and a control unit (Fig 8 [6, 9, 10, 11, 12, 13]) for controlling the switching of the transistor (Fig 8 [q]) to generate current pulses in the transformer (Fig 8 [n]), the method including: a) receiving a signal related to power drawn by a load from the secondary side of the transformer (Fig 8 [7];

The output voltage at node 7 is indicative of and definitely related to the power drawn by a load because as the load current increases, especially dramatically when going from a sleep to an active state, the voltage will decrease dramatically demanding higher power transfer of the SMPS; when the current decreases, especially dramatically when going from an active state to a sleep state, the voltage will rise before power transfer of the SMPS has had time to adjust its energy transfer rate, and therefore the output voltage is a signal related to power drawn by a load.), and b) enabling switching of the transistor (Fig 8 [q]) in the case that the characteristic of the signal is outside the range in a first direction and disabling switching to the transistor (Fig 8 [q]) in the case that the characteristic of the signal is outside the range in a second direction.

Kitano lacks anticipation though, by not teaching: comparing the signal with two threshold levels, the two threshold levels defining a range.

It would have been obvious to one of ordinary skill in the art at the time the invention was made that to use a second threshold level for the second comparator to compare the signal related to power drawn by a load, with these two threshold levels defining a range, but Kitano uses another obvious approach by using the same threshold level for both comparators while splitting the signal received related to power drawn by a load into two different levels defining a range via the double voltage divider consisting of resistors, r4, r5 and r6 of figure 8. This adaptation would have been obvious because it eliminates the necessity to produce two threshold levels reducing components by only requiring one threshold level, the reference voltage source and instead uses simple reliable resistors to define a range.

With reference to claim 27, Kitano teaches: wherein step b) further comprises enabling switching when the characteristic of the signal is above a first threshold value, and disable switching of the transistor in the case that the characteristic of the signal is below a second lower value (column 2, lines 24-44).

Kitano lacks anticipation though by not teaching: the characteristic of the signal is inversely related to power drawn by a load coupled to the secondary side.

It would have been obvious to one of ordinary skill in the art at the time of the invention that the characteristic of the signal could easily be inversely related to power drawn by a load coupled to the secondary side of the transformer by switching the terminals of comparators [12 & 13] for the purpose of changing one variable in an opposite direction to that of the change in the output voltage.

According to claim 28, Kitano teaches: the characteristic of the signal is directly related to the power drawn by a load coupled to the secondary side, and wherein step b) further comprises enabling switching when the characteristic of the signal is above a first threshold value, and disable switching of the transistor in the case that the characteristic of the signal is below a second lower threshold value (column 2, lines 24-44).

Kitano further teaches the method according to claim 29: wherein the characteristic of the signal comprises a magnitude of the signal (column 2, lines 24-44).

4. Claims 17 and 30 rejected under 35 U.S.C. 103(a) as being unpatentable over Kitano (US 6,563,720 B2, filed 3/19/2002, dated 5/13/2003) as applied to claim 14

above, and further in view of Saito et al. (US 5,297,014, filed 1/3/1992, dated 3/22/1994).

Regarding claim 17 Kitano lacks anticipation by not teaching: a blanking window definition circuit configured to prevent the control unit from disabling switching of the transistor in the case that the signal is below the second lower threshold value for less than a preset period of time.

Saito et al. however does teach: a blanking window definition circuit (Fig 4 [8]) configured to prevent the control unit from disabling switching of the transistor in the case that the signals is below the second lower threshold value for less than a preset period of time (column 4, lines 59-68; column 5, lines 1-7: the delay circuit [8] is in place to prevent any overload protection from causing interruptions due to load inrush currents. The overall effect of the delay circuit is to prevent the control unit from disabling switching of the transistor for a preset period of time.).

This combination would have been obvious to one of ordinary skill in the art at the time of the invention because both inventions are switch mode power supplies with feedback signals from the secondary side of a transformer for the purpose of providing more reliable and yet safe power. It is also well known that many loads require a large inrush current when performing tasks such as starting motors, and that this inrush is temporary and the load current will settle out at some lower value, therefore a delay in the signal from the output signal to the input controller creates a window, in which loads are allowed to start and get into a smooth running mode before having power cut off.

Regarding claim 30 Kitano lacks anticipation by not teaching: preventing the control unit from disabling switching of the transistor in the case that the signal is below the second lower threshold value for less than a preset period of time.

Saito et al. however does teach: preventing (Fig 4 [8]) the control unit from disabling switching of the transistor in the case that the signal is below the second lower threshold value for less than a preset period of time (column 4, lines 59-68; column 5, lines 1-7: the delay circuit of Figure 4 [8] is in place to prevent any overload protection from causing interruptions due to load inrush currents. The overall effect of the delay circuit is to prevent the control unit from disabling switching of the transistor for a preset period of time.).

This combination would have been obvious to one of ordinary skill in the art at the time of the invention because both inventions are switch mode power supplies with feedback signals from the secondary side of a transformer for the purpose of providing more reliable and yet safe power. It is also well known that many loads require a large inrush current when performing tasks such as starting motors, and that this inrush is temporary and the load current will settle out at some lower value, therefore a delay in the signal from the output signal to the input controller creates a window, in which loads are allowed to start and get into a smooth running mode before having power cut off.

5. Claims 18, 19, 31 and 32 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kitano (US 6,563,720 B2, filed 3/19/2002, dated 5/13/2003) as

applied to claim 14 above, and further in view of Koike (US 6,519,165 B2, filed 11/29/2001, dated 2/11/2003).

In respect to claim 18, Kitano fails to disclose: a current limitation circuit arranged to receive, a second signal indicative of the current through the primary of the transformer and to limit the current pulses if the second signal indicates that the current through the primary of the transformer is above a threshold value.

Koike, however, does teaches: a current limitation circuit (Fig 1 [12]) arranged to receive a second signal (Fig 1 [30]) indicative of the current through the primary (Fig 1 [14]) of the transformer (Fig 1 [2]) and to limit the current pulses if the second signal (Fig 1 [30]) indicates that the current through the primary (Fig 1 [14]) of the transformer (Fig 1 [2]) is above a threshold value (Fig 1 [42], column 6, lines 33-49).

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the current limitation circuit of Koike to the DC-DC voltage converter of Kitano because they are both in the related area of DC-DC voltage conversion via transformers. This combination is beneficial for the purpose of power supply and converter protection from over-current damage to the switching device and the primary side winding.

Koike teaches the limitations of claim 19: a memory device (Fig 1 [11]) for storing data indicating whether the switching mode power supply is operating in a first power supply mode, and arranged to enable the current limitation circuit only in the case that the power supply is operating in first power supply mode (column 7, lines 43-57; The mode selector switch (Fig 3 [61]) can be viewed as either storing a '0' when the switch

is closed to ground or a '1' when it is open and separate from ground, and if the system goes into a standby mode the other circuitry would be disabled, and only enabled once back into standard mode.).

With regard to claim 31, Kitano fails to disclose: c) receiving a second signal indicative of the current through the primary of the transformer and limiting the current pulses if the second signal indicates that the current is above a threshold value.

Koike teaches the method of claim 31: c) receiving a second signal indicative of the current through the primary of the transformer (Fig 1 [I₁]) and limiting the current pulses if the second signal indicates that the current is above a threshold value (Fig 1 [42]; column 6, lines 33-49).

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the current limitation capabilities of Koike to the DC-DC voltage conversion process of Kitano because they are both in the related area of DC-DC voltage conversion via transformers. This combination is beneficial for the purpose of power supply and converter protection from over-current damage to the switching device and the primary side winding.

Regarding claim 32, Koike further teaches: performing step c) only in the case that the power supply is operating in a first power supply mode of a plurality of power supply modes (column 7, lines 43-57; If the mode selector detects that the power supply is in standby mode, the overcurrent protection circuit is effectively disabled because no current flows through the primary transformer inductance).

6. Claims 20 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kitano (US 6,563,720 B2, filed 3/19/2002, dated 5/13/2003) and Koike (US 6,519,165 B2, filed 11/29/2001, dated 2/11/2003) as applied to claim 19 above, and further in view of DiTommaso (US 6,271,701 B1, filed 5/14/1999, dated 8/7/2001).

With respect to claim 20, the combined circuit of Kitano and Koike lacks anticipation by not showing: the memory device comprises a flip flop.

DiTommaso however does teach a flip flop memory device (Fig 1 [20]) used for storing and output either a high or low value depending upon the inputs.

It would have been obvious to one of ordinary skill in the art at the time of the invention to have the flip flop of DiTommaso to substitute the memory device of Koike because this is a very well known and cost effective way of keeping track of the state (high/low, 1/0) of a single element for the purposes of reliability and simplistic circuit design.

Response to Arguments

7. Applicant's arguments with respect to claims 14 - 33 have been considered but are not persuasive and are moot in view of the new ground(s) of rejection necessitated by amendments to claims 14, 22, 26 and 33.

The Examiner has shown in regards to independent claims 22 and 33, that Koike does disclose a burst mode, threshold and current limiting circuitry according to said claims as stated.

The new grounds of rejection regarding claims 14 and 26, as stated above by the Examiner demonstrates that Kitano does in fact teach the device as claimed with a very obvious adaptation of the claimed invention at the time the invention was made along with the motivation for said adaptation. With respect to claim 26, the Examiner has demonstrated the teachings Kitano directed to a signal related to power drawn by the load, two comparators comparing the power drawn by the load, and switching of the transistor depending on the power drawn by the load relative to the two thresholds as claimed.

In response to applicant's argument that the examiner's conclusion of obviousness is based upon improper hindsight reasoning, it must be recognized that any judgment on obviousness is in a sense necessarily a reconstruction based upon hindsight reasoning. But so long as it takes into account only knowledge which was within the level of ordinary skill at the time the claimed invention was made, and does not include knowledge gleaned only from the applicant's disclosure, such a reconstruction is proper. See *In re McLaughlin*, 443 F.2d 1392, 170 USPQ 209 (CCPA 1971).

Referring to applicant's arguments that Saito does not teach the blanking window definition circuit of claims 17 and 30; the Examiner has shown that the delay circuit of Saito does prevent the control unit from disabling switching for a preset period of time.

In regards to applicant's arguments pertaining to claims 18, 19, 31 and 32; the Examiner has shown that Koike does teach a burst mode type of operation. The assertion was not made that the control systems of Kitano and Koike are simply

interchangeable, but it was previously shown that an integration of a current limitation section of Koike with the control section of Kitano is very feasible by simply measuring primary side current enforcing limitations and that such an integration is very advantageous for circuit protection reasons. Furthermore the Examiner has no reason not to expect success because this current limitation section was previously demonstrated in Koike and could very easily adapted to any number of SMPS control means.

The Examiner maintains the rejection of claim 20 of Kitano in view of Koike and further in view of DiTommaso because the sited logic flip flop gate is a very well known device and would have been a very obvious adaptation of the memory device of Koike. Figure 3 section 62 controls a switch turning it on and off, which could have just as easily been done via a digital input to a flip flop logic gate versus the device of section 62.

Allowable Subject Matter

- 8. Claim 21 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The prior art of record does not show in the claimed combination, a current limitation circuit that is a logic gate coupled to receive a logic signal from a flip flop.
- 9. Claim 34 is allowed.

With respect to claim 34, the allowability resides in the overall structure of the device as recited in independent claim 34 and at least in part because the current limitation circuit further comprises a logic gate coupled to receive a logic signal indicative of the power supply mode from the flip flop, the logic gate further coupled to receive an indication of whether the current through the primary of the transformer is above the threshold value.

The aforementioned limitations in combination with all remaining limitations of claim 34 are believed to render said claim 34 patentable over the art of record.

Conclusion

10. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

11. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Imazeki et al. (US 4,330,816 A) teaches a switch mode power supply with current limiting similar to that of the present application.

Elliott et al. (US 5,029,269 A) teaches another switch mode power supply similar to that of the present application.

Spampinato et al. (US 6,061,257 A) teaches a switch mode power supply with circuitry and components similar to that of the present application.

Yamada (US 6,134,123 A) teaches a switch mode power supply slightly similar to that of the instant application.

Allen et al. (US 6,538,419 B1) teaches a switch mode power supply that has a resemblance to that of the instant application.

Yang et al. (US 6,674,656 B1) teaches a switch mode power supply that has common features and circuitry to the present application

12. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stuart Hansen whose telephone number is 571-270-1611. The examiner can normally be reached on 7:30- 5 M-Th, Alt. Frid 7:30-4 Est Time.

Application/Control Number: 10/529,615 Page 18

Art Unit: 2838

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Karl Easthom can be reached on 571-272-1989. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Stuart Hansen

September 20, 2007

KARL EASTHOM